

SSC8035GS6A

P-Channel Enhanced MOSFET

Features

VDS	VGS	RDSON Typ.	ID
		46mR@-10V	
-30V	±12V	54mR@-4V5	-4.2A
		72mR@-2V5	

> Description

The SSC8035GS6A is P-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent RDSON with low gate charge. This device is suitable for use in DC-DC conversion and power switch applications.

Applications


- Load Switch
- Portable Switch
- DCDC conversion
- Charging
- Driver for Relay, Motor, Solenoid,
 LED etc.


Ordering Information

Device	Package	Shipping
SSC8035GS6A	SOT-23-3L	3000/Reel

Pin configuration

Top view





SOT-23-3L



Marking



➤ Absolute Maximum Ratings(T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain-to-Source Voltage	-30	V
V_{GSS}	Gate-to-Source Voltage	±12	V
I _D	Continuous Drain Current ^a	-4.2	А
I _{DM}	Pulsed Drain Current b -20		А
P_D	Power Dissipation ^c	1.45	W
P _{DSM}	Power Dissipation ^a	0.93	W
TJ	Operation junction temperature	-55 to 150	°C
T _{STG}	Storage temperature range -55 to		°C

➤ Thermal Resistance Ratings(T_A=25°C unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
R _{θJA}	Junction-to-Ambient Thermal Resistance ^a		140	°C/W
Rejc	Junction-to-Case Thermal Resistance		90	C/VV

Note:

- a. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with T_A =25°C. The value in any given application depends on the user is specific board design. The current rating is based on the t \leq 10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.




➤ Electronics Characteristics(T_A=25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	VGS=0V , ID=-250uA	-30			V
V _{GS (th)}	Gate Threshold Voltage	VDS=VGS , ID=-250uA	-0.6	-0.9	-1.3	V
	Drain-Source On-	VGS=-10V , ID=-4A		46	65	
R _{DS(on)}	Resistance	VGS=-4.5V , ID=-2A		54	75	mR
	Resistance	VGS=-2.5V , ID=-1A		72	110	
I _{DSS}	Zero Gate Voltage Drain Current	VDS=-30V , VGS=0V			-1	uA
I _{GSS}	Gate-Source leak	VGS=±12V , VDS=0V			±100	nA
G _{FS}	Transconductance	VDS=-10V , ID=-5A		9		s
V _{SD}	Forward Voltage	VGS=0V , IS=-2A			1.3	V
Ciss	Input Capacitance			980		
Coss	Output Capacitance	VDS=-15V , VGS=0V,		133		pF
Crss	Reverse Transfer Capacitance	f=1MHz		101		
T _{D(ON)}	Turn-on delay time			11		
Tr	Rise time	VGS=-10V, RL=15R		6		
T _{D(OFF)}	Turn-off delay time	VDS=-15V , RG=6R, ID=-4.2A		40		ns
Tf	Fall time			9		
Q _G	Total Gate Charge			18		
Q _{GS}	Gate to Source Charge	VGS=-10V, VDS=-15V ID=-4.2A		2.7		nC
Q _{GD}	Gate to Drain Charge	. <u> </u>		3.9		



Typical Characteristics(T_A=25 °C unless otherwise noted)





2.2 2.0

1.8

1.6


1.4

1.2 1.0

8.0

0.6

R_{DS(m)} - On-Resistance (Normalized)



T_J - Junction Temperature (°C) On-Resistance vs. Junction Temperature


* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified Safe Operating Area, Junction-to-Ambient


1000


Rev.2.1 www.afsemi.com



Package Information







MIN	NOM	MAX.
-		1.35
0	-	0.15
1.0	1.1	1.2
0.35		0.45
0.32	-	0.38
0.14	_	0.20
0.14	0.15	0.16
2.82	2.92	3.02
2.60	2.80	3.00
1.526	1.626	1.726
1.8	1.9	2.0
0.35	0.45	0.6
	0.6REF	
0.25REF		
0.1		
0.1	-	
0°	4°	8°
5°	10°	15°
	0 1.0 0.35 0.32 0.14 0.14 2.82 2.60 1.526 1.8 0.35	0 1.0 1.1 0.35 0.32 0.14 0.14 0.15 2.82 2.92 2.60 2.80 1.526 1.626 1.8 1.9 0.35 0.45 0.6REF 0.25REF 0.1 0.1 0° 4°

		b —	
WITH	PLĄTING	 → b1 →	
			1
	1		
	c I		c1
		. () 	1
		/	
	BASE	METAL	

NOTES: 1.All DIMENSIONS REFER TO JEDEC STANDARD

MO-178
2.DIMENSION D DOES NOT INCLUDE MOLD FLASH
3.DIMENSION E1 DOSE NOT INCLUDE MOLD FLASH
4.FLASH OR PROTRUSION SHALL NOT EXCEED
0.25mm PER SIDE.

SOT23-3L

Rev.2.1 www.afsemi.com



History Version

V1.0	Product datasheet	2019-12-3
V2.1	Update POD	2020-08-28

DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.